



21555 Bridge Reference Design

Schematics

December 2000

Order Number: 278364-001



Information in this document is provided in connection with Intel products. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Intel's Terms and Conditions of Sale for such products, Intel assumes no liability whatsoever, and Intel disclaims any express or implied warranty, relating to sale and/or use of Intel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right. Intel products are not intended for use in medical, life saving, or life sustaining applications.

Intel may make changes to specifications and product descriptions at any time, without notice.

The 21555 may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an ordering number and are referenced in this document, or other Intel literature may be obtained by calling 1-800-548-4725 or by visiting Intel's website at <http://www.intel.com>.

Copyright © Intel Corporation, December 2000

*Other brands and names are the property of their respective owners.

DE1B55501 Schematic Directory

SHEET	DESCRIPTION
sht 1	Schematic Directory
sht 2	Block diagram
sht 3	21555 (DrawBridge - 66MHz)
sht 4	21555 Parallel & Serial ROM, latches and MDM
sht 5	Secondary clock generation & hot swap test
sht 6	Pull up resistors for 21555 signals
sht 7	Primary Edge Connector and svio generation
sht 8	System Slot - PICMG or PCI Option
sht 9	PCI Secondary Option slots Middle and Bottom
sht 10	3.3V Voltage regulator and bulk decoupling
sht 11	Mictor Connectors

CHK	REVISION		EB555 21555 EVALUATION BOARD	Intel	DRN.	DATE	ENG. GWRD	DATE	TITLE		
	CHANGE NO.	REV			CHK'D.	DATE	BOARD LOCATION, SHEET OF		DE1B55501		
					USRA, FIRST USED ON OPTION/MODEL		TOP DOCUMENT NUMBER		SIZE B	CODE	NUMBER

EB555 Block Diagram

Clock Buffer

Primary Bus

Secondary bus

21555

Sheet 3

s_inta_1

Top PCI Option Slot

PCI/PICMG System Slot

Bottom PCI Option Slot

INTA
INTB
INTC
INTD

INTA
INTB
INTC
INTD


INTA
INTB
INTC
INTD

(Not installed)

PCI Edge Connector
Sheet B


REVISION		
CHK	CHANGE NO.	REV

Intel	DRN.	DATE	ENG.	DATE	TITLE:				
	CHK'D.	DATE	BOARD LOCATION:		DE1B55501				
			SHEET		OF				
USRA:			TOP DOCUMENT NUMBER:			SIZE	CODE	NUMBER	REV.
FIRST USED ON OPTION/MODEL:						B			2




ENG. GWRD	DATE	TITLE
BOARD LOCATION:	DF	DE1B55501
SHEET	OF	SIZE B
TOP DOCUMENT NUMBER:	CODE	NUMBER
		REV. 3


Initialization Selections



J20	DOWN = Pull DOWN	UP = Pull UP
SW1 = pr_2	NO SROM	SROM
SW2 = pr_3	DEBUG - No Lockout	NORMAL - Lockout
SW3 = pr_4	Synch	Async
SW4 = pr_5	DB S_CLK_O DISABLED	DB S_CLK_O ENABLED
SW5 = pr_6	21554 as Central Function	System Slot as Central Function




J21	SYSTEM SLOT AS ARBITER	DRAWBRIDGE AS ARBITER
SW1=pr_ad7	DOWN	UP
SW2=DB(s_req0)	DOWN	UP
SW3=DB(s_gnt0)	DOWN	UP
SW4=s_req1	DOWN	UP
SW5=s_gnt1	DOWN	UP




J9	DOWN = Pull DOWN	UP = Pull UP
SW1 = s_rst	PICMG_RST	DB_RST
SW2 = IDSEL	PICMG (top slot)	PCI (top slot)
SW3 = pr_4	PICMG (top slot)	PCI (top slot)
SW4 = pr_5	Enable Prim 64-bit ROM Socket	Disable Prim 64-bit Flash ROM
SW5 = pr_6		


Parallel ROM






This Socket has a Write Enable Pin So is unsuitable for an EPROM



Serial ROM



Parallel ROM Address Latches



REVISION
CHK CHANGE NO. REV



Intel

DRN.	DATE	ENG.	DATE
CHK'D.	DATE	BOARD LOCATION:	DF
USRA.	FIRST USED ON OPTION/MODEL.	SHEET	TOP DOCUMENT NUMBER.

DE1B55501



SIZE	CODE	NUMBER	REV.
B			4

Compact PCI Hot Swap Test Circuit



Postional requirement

Central Function			
21554		System Slot	
In	Out	In	Out
R65	R68	R68	R65
R72	R69	R69	R72
R91	R92	R92	R73
R115	R116	R116	R91
			R115
External Oscillator			
In	Out		
R93	R65		




Series resistors should be close to the buffer outputs.
Clock traces should be kept the same length
Keep clock signals on same layer
Avoid vias and other transmission discontinuities





Intel

USRA	DRN	DATE	ENG	DATE	TITLE
FIRST USED ON OPTION/MODEL	CHK'D	DATE	BOARD LOCATION	DF	DE1B55501
			SHEET		SIZE B
			TOP DOCUMENT NUMBER		CODE
					NUMBER
					REV. 5

64-Bit Pull-Ups
R = 4.99K ohms





21554 PR_AD and Misc Pull-Ups/Downs



REVISION	
CHK	CHANGE NO. REV

Intel

DRN.	DATE	ENG.	DATE	TITLE	
CHK'D.	DATE	BOARD LOCATION	DATE	DE1B55501	
USRA		SHEET		SIZE	CODE
FIRST USED ON OPTION/MODEL		TOP DOCUMENT NUMBER		B	NUMBER





ENG. GWRD		DATE	TITLE			
BOARD LOCATION:		DF	DE 1 B 5 5 5 0 1			
SHEET						
TOP DOCUMENT NUMBER			SIZE B	CODE	NUMBER	REV. 7


SYSTEM SLOT: 64-BIT PCI

J101
12-39839-19

PCI			PICMG		
B09	PRSENT1_1	F09			
B10	RESERVED	F10		SS-REQ1	
B11	PRSENT1_2	F11			
B14	RESERVED	F14		CLKA	
B16	CLK	F16		CLKB	
B18	REQ#	F18		PICMG-REQ	




PICMG System Slot 64-Bit PCI



PICMG			PCI		
	E09	A09	RESERVED		
	E11	A11	RESERVED		
	E14	A14	RESERVED		
	E17	A17	GNT#		
	E19	A19	S-PME		
	E26	A26	IDSEL		




Put two 0.1uF and two 0.22uF close to each of the two connectors




12-8-2000_14:08

ENG. GWRD	DATE	TITLE
BOARD LOCATION	DF	DE1B55501
SHEET	SIZE	CODE
TOP DOCUMENT NUMBER	NUMBER	REV.

Decoupling: bulk , for all power planes





Power regulation (3.3V)






12-8-2000-14-08

ENG. GWRD	DATE	TITLE
BOARD LOCATION	DF	DE1B55501
SHEET	SIZE B	CODE
TOP DOCUMENT NUMBER	NUMBER	10

Secondary AD Signals






JTAG Connections



CBE, REQ, and GNT Lines

ROM and Control Lines



Mount 15uf Cap close to card edge

12-8-2000-14:08

ENC. GWRD		DATE		TITLE	
BOARD LOCATION:		OF		DE1B55501	
SHEET		TOP DOCUMENT NUMBER:		SIZE B	CODE
				NUMBER	
				12	